UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING.

Jitender S Deogun, Bhargab B. Bhattacharya

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A unified approach is developed for solving the general problem of minimizing the number of via holes in a two-layer VLSI channel using switch-box routing with moval terminals. No doglegs are allowed, and all horizontal segments of the nets are assumed to be in one layer and the vertical segments in the other layer. Each net can have multiple terminals. Three different models are considered: two-row channel routing, three-sided switch-box routing, and four-sided switch-box routing.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages863-869
Number of pages7
ISBN (Print)0818607807
StatePublished - Jan 1 1987

Fingerprint

Switches

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Deogun, J. S., & Bhattacharya, B. B. (1987). UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING. In Unknown Host Publication Title (pp. 863-869). IEEE.

UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING. / Deogun, Jitender S; Bhattacharya, Bhargab B.

Unknown Host Publication Title. IEEE, 1987. p. 863-869.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Deogun, JS & Bhattacharya, BB 1987, UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING. in Unknown Host Publication Title. IEEE, pp. 863-869.
Deogun JS, Bhattacharya BB. UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING. In Unknown Host Publication Title. IEEE. 1987. p. 863-869
Deogun, Jitender S ; Bhattacharya, Bhargab B. / UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING. Unknown Host Publication Title. IEEE, 1987. pp. 863-869
@inproceedings{6a7ddf24547f4cb3a292874dfee1e2f1,
title = "UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING.",
abstract = "A unified approach is developed for solving the general problem of minimizing the number of via holes in a two-layer VLSI channel using switch-box routing with moval terminals. No doglegs are allowed, and all horizontal segments of the nets are assumed to be in one layer and the vertical segments in the other layer. Each net can have multiple terminals. Three different models are considered: two-row channel routing, three-sided switch-box routing, and four-sided switch-box routing.",
author = "Deogun, {Jitender S} and Bhattacharya, {Bhargab B.}",
year = "1987",
month = "1",
day = "1",
language = "English (US)",
isbn = "0818607807",
publisher = "IEEE",
pages = "863--869",
booktitle = "Unknown Host Publication Title",

}

TY - GEN

T1 - UNIFIED APPROACH TO VIA MINIMIZATION WITH MOVABLE TERMINALS IN VLSI ROUTING.

AU - Deogun, Jitender S

AU - Bhattacharya, Bhargab B.

PY - 1987/1/1

Y1 - 1987/1/1

N2 - A unified approach is developed for solving the general problem of minimizing the number of via holes in a two-layer VLSI channel using switch-box routing with moval terminals. No doglegs are allowed, and all horizontal segments of the nets are assumed to be in one layer and the vertical segments in the other layer. Each net can have multiple terminals. Three different models are considered: two-row channel routing, three-sided switch-box routing, and four-sided switch-box routing.

AB - A unified approach is developed for solving the general problem of minimizing the number of via holes in a two-layer VLSI channel using switch-box routing with moval terminals. No doglegs are allowed, and all horizontal segments of the nets are assumed to be in one layer and the vertical segments in the other layer. Each net can have multiple terminals. Three different models are considered: two-row channel routing, three-sided switch-box routing, and four-sided switch-box routing.

UR - http://www.scopus.com/inward/record.url?scp=0023174633&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023174633&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0818607807

SP - 863

EP - 869

BT - Unknown Host Publication Title

PB - IEEE

ER -