Predictive coding on-sensor compression

Walter D. Leon-Salas, Sina Balkir, Nathan Schemm, Michael W. Hoffman, Khalid Sayood

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper presents the design and measurements a predictive coding on-sensor compression CMOS imager. Predictive coding is employed to decorrelate the image. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity the circuit. The decorrelated image is encoded with a bank column-parallel entropy encoders. Each encoder is combined with a single-slope analog-to-digital converter (ADC) to reduce area complexity and power consumption. The area savings resulting from such combination allow to integrate an ADC and entropy encoder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is compressed bit stream. The test chip occupies a silicon area of 2.60 mm x 5.96 mm which includes an 80 x 44 APS array. Tests the fabricated chip demonstrate the validity of the design.

Original languageEnglish (US)
Title of host publication2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Pages1636-1639
Number of pages4
DOIs
StatePublished - Sep 19 2008
Event2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 - Seattle, WA, United States
Duration: May 18 2008May 21 2008

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Conference

Conference2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
CountryUnited States
CitySeattle, WA
Period5/18/085/21/08

Fingerprint

Digital to analog conversion
Entropy
Sensors
Silicon
Image sensors
Electric power utilization
Networks (circuits)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Leon-Salas, W. D., Balkir, S., Schemm, N., Hoffman, M. W., & Sayood, K. (2008). Predictive coding on-sensor compression. In 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 (pp. 1636-1639). [4541748] (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2008.4541748

Predictive coding on-sensor compression. / Leon-Salas, Walter D.; Balkir, Sina; Schemm, Nathan; Hoffman, Michael W.; Sayood, Khalid.

2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008. 2008. p. 1636-1639 4541748 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Leon-Salas, WD, Balkir, S, Schemm, N, Hoffman, MW & Sayood, K 2008, Predictive coding on-sensor compression. in 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008., 4541748, Proceedings - IEEE International Symposium on Circuits and Systems, pp. 1636-1639, 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008, Seattle, WA, United States, 5/18/08. https://doi.org/10.1109/ISCAS.2008.4541748
Leon-Salas WD, Balkir S, Schemm N, Hoffman MW, Sayood K. Predictive coding on-sensor compression. In 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008. 2008. p. 1636-1639. 4541748. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2008.4541748
Leon-Salas, Walter D. ; Balkir, Sina ; Schemm, Nathan ; Hoffman, Michael W. ; Sayood, Khalid. / Predictive coding on-sensor compression. 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008. 2008. pp. 1636-1639 (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{a57a74d1c6664e828167b33fdac5d3e6,
title = "Predictive coding on-sensor compression",
abstract = "This paper presents the design and measurements a predictive coding on-sensor compression CMOS imager. Predictive coding is employed to decorrelate the image. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity the circuit. The decorrelated image is encoded with a bank column-parallel entropy encoders. Each encoder is combined with a single-slope analog-to-digital converter (ADC) to reduce area complexity and power consumption. The area savings resulting from such combination allow to integrate an ADC and entropy encoder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is compressed bit stream. The test chip occupies a silicon area of 2.60 mm x 5.96 mm which includes an 80 x 44 APS array. Tests the fabricated chip demonstrate the validity of the design.",
author = "Leon-Salas, {Walter D.} and Sina Balkir and Nathan Schemm and Hoffman, {Michael W.} and Khalid Sayood",
year = "2008",
month = "9",
day = "19",
doi = "10.1109/ISCAS.2008.4541748",
language = "English (US)",
isbn = "9781424416844",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
pages = "1636--1639",
booktitle = "2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008",

}

TY - GEN

T1 - Predictive coding on-sensor compression

AU - Leon-Salas, Walter D.

AU - Balkir, Sina

AU - Schemm, Nathan

AU - Hoffman, Michael W.

AU - Sayood, Khalid

PY - 2008/9/19

Y1 - 2008/9/19

N2 - This paper presents the design and measurements a predictive coding on-sensor compression CMOS imager. Predictive coding is employed to decorrelate the image. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity the circuit. The decorrelated image is encoded with a bank column-parallel entropy encoders. Each encoder is combined with a single-slope analog-to-digital converter (ADC) to reduce area complexity and power consumption. The area savings resulting from such combination allow to integrate an ADC and entropy encoder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is compressed bit stream. The test chip occupies a silicon area of 2.60 mm x 5.96 mm which includes an 80 x 44 APS array. Tests the fabricated chip demonstrate the validity of the design.

AB - This paper presents the design and measurements a predictive coding on-sensor compression CMOS imager. Predictive coding is employed to decorrelate the image. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity the circuit. The decorrelated image is encoded with a bank column-parallel entropy encoders. Each encoder is combined with a single-slope analog-to-digital converter (ADC) to reduce area complexity and power consumption. The area savings resulting from such combination allow to integrate an ADC and entropy encoder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is compressed bit stream. The test chip occupies a silicon area of 2.60 mm x 5.96 mm which includes an 80 x 44 APS array. Tests the fabricated chip demonstrate the validity of the design.

UR - http://www.scopus.com/inward/record.url?scp=51749125251&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51749125251&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2008.4541748

DO - 10.1109/ISCAS.2008.4541748

M3 - Conference contribution

SN - 9781424416844

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1636

EP - 1639

BT - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008

ER -