Design for testability and test generation with two clocks

V. D. Agrawal, S. C. Seth, J. S. Deogun

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Proposes a novel design for testability method that enhances the controllability of storage elements by use of additional clock lines. The scheme is applicable to synchronous circuits but is otherwise transparent to the designer. The associated area and speed penalties are minimal compared to scan based methods. However, a sequential ATPG system is necessary for test generation. The basic idea is to use independent clock lines to control disjoint groups of flip-flops. No cyclic path is permitted among the flip-flops of the same group. During testing, a selected group can be made to hold its state by disabling its clock lines. In the normal mode, all clock lines carry the same system clock signal. With the appropriate partitioning of flip-flops, the length of the vector sequence produced by the test generator for a fault is drastically reduced. An n-stage binary counter is used for experimental verification of reduction in test length by the proposed technique.

Original languageEnglish (US)
Title of host publicationVLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design
PublisherIEEE Computer Society
Pages112-117
Number of pages6
ISBN (Electronic)0818621257
DOIs
StatePublished - Jan 1 1991
Event4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991 - New Delhi, India
Duration: Jan 4 1991Jan 8 1991

Publication series

NameProceedings of the IEEE International Conference on VLSI Design
ISSN (Print)1063-9667

Conference

Conference4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991
CountryIndia
CityNew Delhi
Period1/4/911/8/91

Fingerprint

Design for testability
Clocks
Flip flop circuits
Controllability
Networks (circuits)
Testing

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Agrawal, V. D., Seth, S. C., & Deogun, J. S. (1991). Design for testability and test generation with two clocks. In VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design (pp. 112-117). [185102] (Proceedings of the IEEE International Conference on VLSI Design). IEEE Computer Society. https://doi.org/10.1109/ISVD.1991.185102

Design for testability and test generation with two clocks. / Agrawal, V. D.; Seth, S. C.; Deogun, J. S.

VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society, 1991. p. 112-117 185102 (Proceedings of the IEEE International Conference on VLSI Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Agrawal, VD, Seth, SC & Deogun, JS 1991, Design for testability and test generation with two clocks. in VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design., 185102, Proceedings of the IEEE International Conference on VLSI Design, IEEE Computer Society, pp. 112-117, 4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991, New Delhi, India, 1/4/91. https://doi.org/10.1109/ISVD.1991.185102
Agrawal VD, Seth SC, Deogun JS. Design for testability and test generation with two clocks. In VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society. 1991. p. 112-117. 185102. (Proceedings of the IEEE International Conference on VLSI Design). https://doi.org/10.1109/ISVD.1991.185102
Agrawal, V. D. ; Seth, S. C. ; Deogun, J. S. / Design for testability and test generation with two clocks. VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society, 1991. pp. 112-117 (Proceedings of the IEEE International Conference on VLSI Design).
@inproceedings{c8d3e81870c04cbe94035ef16bb13b3c,
title = "Design for testability and test generation with two clocks",
abstract = "Proposes a novel design for testability method that enhances the controllability of storage elements by use of additional clock lines. The scheme is applicable to synchronous circuits but is otherwise transparent to the designer. The associated area and speed penalties are minimal compared to scan based methods. However, a sequential ATPG system is necessary for test generation. The basic idea is to use independent clock lines to control disjoint groups of flip-flops. No cyclic path is permitted among the flip-flops of the same group. During testing, a selected group can be made to hold its state by disabling its clock lines. In the normal mode, all clock lines carry the same system clock signal. With the appropriate partitioning of flip-flops, the length of the vector sequence produced by the test generator for a fault is drastically reduced. An n-stage binary counter is used for experimental verification of reduction in test length by the proposed technique.",
author = "Agrawal, {V. D.} and Seth, {S. C.} and Deogun, {J. S.}",
year = "1991",
month = "1",
day = "1",
doi = "10.1109/ISVD.1991.185102",
language = "English (US)",
series = "Proceedings of the IEEE International Conference on VLSI Design",
publisher = "IEEE Computer Society",
pages = "112--117",
booktitle = "VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design",

}

TY - GEN

T1 - Design for testability and test generation with two clocks

AU - Agrawal, V. D.

AU - Seth, S. C.

AU - Deogun, J. S.

PY - 1991/1/1

Y1 - 1991/1/1

N2 - Proposes a novel design for testability method that enhances the controllability of storage elements by use of additional clock lines. The scheme is applicable to synchronous circuits but is otherwise transparent to the designer. The associated area and speed penalties are minimal compared to scan based methods. However, a sequential ATPG system is necessary for test generation. The basic idea is to use independent clock lines to control disjoint groups of flip-flops. No cyclic path is permitted among the flip-flops of the same group. During testing, a selected group can be made to hold its state by disabling its clock lines. In the normal mode, all clock lines carry the same system clock signal. With the appropriate partitioning of flip-flops, the length of the vector sequence produced by the test generator for a fault is drastically reduced. An n-stage binary counter is used for experimental verification of reduction in test length by the proposed technique.

AB - Proposes a novel design for testability method that enhances the controllability of storage elements by use of additional clock lines. The scheme is applicable to synchronous circuits but is otherwise transparent to the designer. The associated area and speed penalties are minimal compared to scan based methods. However, a sequential ATPG system is necessary for test generation. The basic idea is to use independent clock lines to control disjoint groups of flip-flops. No cyclic path is permitted among the flip-flops of the same group. During testing, a selected group can be made to hold its state by disabling its clock lines. In the normal mode, all clock lines carry the same system clock signal. With the appropriate partitioning of flip-flops, the length of the vector sequence produced by the test generator for a fault is drastically reduced. An n-stage binary counter is used for experimental verification of reduction in test length by the proposed technique.

UR - http://www.scopus.com/inward/record.url?scp=85013621402&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013621402&partnerID=8YFLogxK

U2 - 10.1109/ISVD.1991.185102

DO - 10.1109/ISVD.1991.185102

M3 - Conference contribution

AN - SCOPUS:85013621402

T3 - Proceedings of the IEEE International Conference on VLSI Design

SP - 112

EP - 117

BT - VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design

PB - IEEE Computer Society

ER -