A dynamic voltage scaling algorithm for sporadic tasks

Alá Qadi, Steve Goddard, Shane M Farritor

Research output: Contribution to conferencePaper

72 Citations (Scopus)

Abstract

Dynamic voltage scaling (DVS) algorithms save energy by scaling down the processor frequency when the processor is not fully loaded. Many algorithms have been proposed for periodic and aperiodic task models but none support the canonical sporadic task model. A DVS algorithm, called DVSST, is presented that can be used with sporadic tasks in conjunction with preemptive EDF scheduling. The algorithm is proven to guarantee each task meets its deadline while saving the maximum amount of energy possible with processor frequency scaling. DVSST was implemented in the μC/OS-II real-time operating system for embedded systems and its overhead was measured using a stand-alone Rabbit 2000 test board. Though theoretically optimal, the actual power saving realized with DVSST is a function of the sporadic task set and the processor's DVS support. It is shown that the DVSST algorithm achieves 83% of the theoretical power savings for a Robotic Highway Safety Marker real-time application. The difference between the theoretical power savings and the actual power savings is due to the limited number of frequency levels the Rabbit 2000 processor supports.

Original languageEnglish (US)
Pages52-62
Number of pages11
StatePublished - Dec 1 2003
Event24th IEEE International Real-Time Systems Symposium RTSS 2003 - Cancun, Mexico
Duration: Dec 3 2003Dec 5 2003

Conference

Conference24th IEEE International Real-Time Systems Symposium RTSS 2003
CountryMexico
CityCancun
Period12/3/0312/5/03

Fingerprint

Computer operating systems
Embedded systems
Robotics
Scheduling
Voltage scaling

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications

Cite this

Qadi, A., Goddard, S., & Farritor, S. M. (2003). A dynamic voltage scaling algorithm for sporadic tasks. 52-62. Paper presented at 24th IEEE International Real-Time Systems Symposium RTSS 2003, Cancun, Mexico.

A dynamic voltage scaling algorithm for sporadic tasks. / Qadi, Alá; Goddard, Steve; Farritor, Shane M.

2003. 52-62 Paper presented at 24th IEEE International Real-Time Systems Symposium RTSS 2003, Cancun, Mexico.

Research output: Contribution to conferencePaper

Qadi, A, Goddard, S & Farritor, SM 2003, 'A dynamic voltage scaling algorithm for sporadic tasks' Paper presented at 24th IEEE International Real-Time Systems Symposium RTSS 2003, Cancun, Mexico, 12/3/03 - 12/5/03, pp. 52-62.
Qadi A, Goddard S, Farritor SM. A dynamic voltage scaling algorithm for sporadic tasks. 2003. Paper presented at 24th IEEE International Real-Time Systems Symposium RTSS 2003, Cancun, Mexico.
Qadi, Alá ; Goddard, Steve ; Farritor, Shane M. / A dynamic voltage scaling algorithm for sporadic tasks. Paper presented at 24th IEEE International Real-Time Systems Symposium RTSS 2003, Cancun, Mexico.11 p.
@conference{3148102768a54254a6686c760654cdbe,
title = "A dynamic voltage scaling algorithm for sporadic tasks",
abstract = "Dynamic voltage scaling (DVS) algorithms save energy by scaling down the processor frequency when the processor is not fully loaded. Many algorithms have been proposed for periodic and aperiodic task models but none support the canonical sporadic task model. A DVS algorithm, called DVSST, is presented that can be used with sporadic tasks in conjunction with preemptive EDF scheduling. The algorithm is proven to guarantee each task meets its deadline while saving the maximum amount of energy possible with processor frequency scaling. DVSST was implemented in the μC/OS-II real-time operating system for embedded systems and its overhead was measured using a stand-alone Rabbit 2000 test board. Though theoretically optimal, the actual power saving realized with DVSST is a function of the sporadic task set and the processor's DVS support. It is shown that the DVSST algorithm achieves 83{\%} of the theoretical power savings for a Robotic Highway Safety Marker real-time application. The difference between the theoretical power savings and the actual power savings is due to the limited number of frequency levels the Rabbit 2000 processor supports.",
author = "Al{\'a} Qadi and Steve Goddard and Farritor, {Shane M}",
year = "2003",
month = "12",
day = "1",
language = "English (US)",
pages = "52--62",
note = "24th IEEE International Real-Time Systems Symposium RTSS 2003 ; Conference date: 03-12-2003 Through 05-12-2003",

}

TY - CONF

T1 - A dynamic voltage scaling algorithm for sporadic tasks

AU - Qadi, Alá

AU - Goddard, Steve

AU - Farritor, Shane M

PY - 2003/12/1

Y1 - 2003/12/1

N2 - Dynamic voltage scaling (DVS) algorithms save energy by scaling down the processor frequency when the processor is not fully loaded. Many algorithms have been proposed for periodic and aperiodic task models but none support the canonical sporadic task model. A DVS algorithm, called DVSST, is presented that can be used with sporadic tasks in conjunction with preemptive EDF scheduling. The algorithm is proven to guarantee each task meets its deadline while saving the maximum amount of energy possible with processor frequency scaling. DVSST was implemented in the μC/OS-II real-time operating system for embedded systems and its overhead was measured using a stand-alone Rabbit 2000 test board. Though theoretically optimal, the actual power saving realized with DVSST is a function of the sporadic task set and the processor's DVS support. It is shown that the DVSST algorithm achieves 83% of the theoretical power savings for a Robotic Highway Safety Marker real-time application. The difference between the theoretical power savings and the actual power savings is due to the limited number of frequency levels the Rabbit 2000 processor supports.

AB - Dynamic voltage scaling (DVS) algorithms save energy by scaling down the processor frequency when the processor is not fully loaded. Many algorithms have been proposed for periodic and aperiodic task models but none support the canonical sporadic task model. A DVS algorithm, called DVSST, is presented that can be used with sporadic tasks in conjunction with preemptive EDF scheduling. The algorithm is proven to guarantee each task meets its deadline while saving the maximum amount of energy possible with processor frequency scaling. DVSST was implemented in the μC/OS-II real-time operating system for embedded systems and its overhead was measured using a stand-alone Rabbit 2000 test board. Though theoretically optimal, the actual power saving realized with DVSST is a function of the sporadic task set and the processor's DVS support. It is shown that the DVSST algorithm achieves 83% of the theoretical power savings for a Robotic Highway Safety Marker real-time application. The difference between the theoretical power savings and the actual power savings is due to the limited number of frequency levels the Rabbit 2000 processor supports.

UR - http://www.scopus.com/inward/record.url?scp=0348195818&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0348195818&partnerID=8YFLogxK

M3 - Paper

SP - 52

EP - 62

ER -