A CMOS imager with focal plane compression using predictive coding

Walter D. León-Salas, Sina Balkir, Khalid Sayood, Nathan Schemm, Michael W. Hoffman

Research output: Contribution to journalArticle

46 Citations (Scopus)

Abstract

This paper presents a CMOS image sensor with focal-plane compression. The design has a column-level architecture and it is based on predictive coding techniques for image decorrelation. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity of the circuit. The prediction residuals are quantized and encoded by a joint quantizer/coder circuit. To save area resources, the joint quantizer/coder circuit exploits common circuitry between a single-slope analog-to-digital converter (ADC) and a Golomb-Rice entropy coder. This combination of ADC and encoder allows the integration of the entropy coder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is a compressed bit stream. The test chip occupies a silicon area of 2.60 mm × 5.96 mm which includes an 80 × 44 APS array. Tests of the fabricated chip demonstrate the validity of the design.

Original languageEnglish (US)
Article number4362102
Pages (from-to)2555-2572
Number of pages18
JournalIEEE Journal of Solid-State Circuits
Volume42
Issue number11
DOIs
StatePublished - Nov 1 2007

Fingerprint

Image sensors
Digital to analog conversion
Networks (circuits)
Entropy
Silicon

Keywords

  • Analog-digital conversion
  • CMOS image sensors
  • Data compression
  • Image coding
  • predictive coding

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

León-Salas, W. D., Balkir, S., Sayood, K., Schemm, N., & Hoffman, M. W. (2007). A CMOS imager with focal plane compression using predictive coding. IEEE Journal of Solid-State Circuits, 42(11), 2555-2572. [4362102]. https://doi.org/10.1109/JSSC.2007.907191

A CMOS imager with focal plane compression using predictive coding. / León-Salas, Walter D.; Balkir, Sina; Sayood, Khalid; Schemm, Nathan; Hoffman, Michael W.

In: IEEE Journal of Solid-State Circuits, Vol. 42, No. 11, 4362102, 01.11.2007, p. 2555-2572.

Research output: Contribution to journalArticle

León-Salas, WD, Balkir, S, Sayood, K, Schemm, N & Hoffman, MW 2007, 'A CMOS imager with focal plane compression using predictive coding', IEEE Journal of Solid-State Circuits, vol. 42, no. 11, 4362102, pp. 2555-2572. https://doi.org/10.1109/JSSC.2007.907191
León-Salas, Walter D. ; Balkir, Sina ; Sayood, Khalid ; Schemm, Nathan ; Hoffman, Michael W. / A CMOS imager with focal plane compression using predictive coding. In: IEEE Journal of Solid-State Circuits. 2007 ; Vol. 42, No. 11. pp. 2555-2572.
@article{0200cf7cadac46d4a146e7ef225590ce,
title = "A CMOS imager with focal plane compression using predictive coding",
abstract = "This paper presents a CMOS image sensor with focal-plane compression. The design has a column-level architecture and it is based on predictive coding techniques for image decorrelation. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity of the circuit. The prediction residuals are quantized and encoded by a joint quantizer/coder circuit. To save area resources, the joint quantizer/coder circuit exploits common circuitry between a single-slope analog-to-digital converter (ADC) and a Golomb-Rice entropy coder. This combination of ADC and encoder allows the integration of the entropy coder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is a compressed bit stream. The test chip occupies a silicon area of 2.60 mm × 5.96 mm which includes an 80 × 44 APS array. Tests of the fabricated chip demonstrate the validity of the design.",
keywords = "Analog-digital conversion, CMOS image sensors, Data compression, Image coding, predictive coding",
author = "Le{\'o}n-Salas, {Walter D.} and Sina Balkir and Khalid Sayood and Nathan Schemm and Hoffman, {Michael W.}",
year = "2007",
month = "11",
day = "1",
doi = "10.1109/JSSC.2007.907191",
language = "English (US)",
volume = "42",
pages = "2555--2572",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A CMOS imager with focal plane compression using predictive coding

AU - León-Salas, Walter D.

AU - Balkir, Sina

AU - Sayood, Khalid

AU - Schemm, Nathan

AU - Hoffman, Michael W.

PY - 2007/11/1

Y1 - 2007/11/1

N2 - This paper presents a CMOS image sensor with focal-plane compression. The design has a column-level architecture and it is based on predictive coding techniques for image decorrelation. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity of the circuit. The prediction residuals are quantized and encoded by a joint quantizer/coder circuit. To save area resources, the joint quantizer/coder circuit exploits common circuitry between a single-slope analog-to-digital converter (ADC) and a Golomb-Rice entropy coder. This combination of ADC and encoder allows the integration of the entropy coder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is a compressed bit stream. The test chip occupies a silicon area of 2.60 mm × 5.96 mm which includes an 80 × 44 APS array. Tests of the fabricated chip demonstrate the validity of the design.

AB - This paper presents a CMOS image sensor with focal-plane compression. The design has a column-level architecture and it is based on predictive coding techniques for image decorrelation. The prediction operations are performed in the analog domain to avoid quantization noise and to decrease the area complexity of the circuit. The prediction residuals are quantized and encoded by a joint quantizer/coder circuit. To save area resources, the joint quantizer/coder circuit exploits common circuitry between a single-slope analog-to-digital converter (ADC) and a Golomb-Rice entropy coder. This combination of ADC and encoder allows the integration of the entropy coder at the column level. A prototype chip was fabricated in a 0.35 μm CMOS process. The output of the chip is a compressed bit stream. The test chip occupies a silicon area of 2.60 mm × 5.96 mm which includes an 80 × 44 APS array. Tests of the fabricated chip demonstrate the validity of the design.

KW - Analog-digital conversion

KW - CMOS image sensors

KW - Data compression

KW - Image coding

KW - predictive coding

UR - http://www.scopus.com/inward/record.url?scp=50849144896&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50849144896&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2007.907191

DO - 10.1109/JSSC.2007.907191

M3 - Article

AN - SCOPUS:50849144896

VL - 42

SP - 2555

EP - 2572

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

M1 - 4362102

ER -