A CMOS imager with focal plane compression

Walter D. Leon-Salas, Sina Balkir, Khalid Sayood, Michael W. Hoffman, Nathan Schemm

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A focal plane video compression integrated circuit is presented. The design consists of a 128 × 128 pixel array and a bank of column-level processors. Each one of the column-level processors performs the tasks of image decorrelation, quantization, and entropy encoding. The chip provides at its output a compressed bit stream. The integration of the quantizer and the entropy encoder at the column level is possible by sharing circuitry between a single-slope analog-to-digital converter and a Golomb-Rice entropy encoder. In addition, the design includes a low-complexity algorithm for the adaptation of the Golomb-Rice coder to the statistics of the video signal. The design has been fully verified through simulations and has been implemented in a 0.35 μm CMOS technology. The chip layout occupies an area of 7 × 5 mm2.

Original languageEnglish (US)
Title of host publicationISCAS 2006
Subtitle of host publication2006 IEEE International Symposium on Circuits and Systems, Proceedings
Pages3570-3573
Number of pages4
StatePublished - Dec 1 2006
EventISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems - Kos, Greece
Duration: May 21 2006May 24 2006

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Conference

ConferenceISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems
CountryGreece
CityKos
Period5/21/065/24/06

Fingerprint

Image sensors
Entropy
Digital to analog conversion
Image compression
Integrated circuits
Pixels
Statistics

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Leon-Salas, W. D., Balkir, S., Sayood, K., Hoffman, M. W., & Schemm, N. (2006). A CMOS imager with focal plane compression. In ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings (pp. 3570-3573). [1693398] (Proceedings - IEEE International Symposium on Circuits and Systems).

A CMOS imager with focal plane compression. / Leon-Salas, Walter D.; Balkir, Sina; Sayood, Khalid; Hoffman, Michael W.; Schemm, Nathan.

ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. p. 3570-3573 1693398 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Leon-Salas, WD, Balkir, S, Sayood, K, Hoffman, MW & Schemm, N 2006, A CMOS imager with focal plane compression. in ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings., 1693398, Proceedings - IEEE International Symposium on Circuits and Systems, pp. 3570-3573, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Kos, Greece, 5/21/06.
Leon-Salas WD, Balkir S, Sayood K, Hoffman MW, Schemm N. A CMOS imager with focal plane compression. In ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. p. 3570-3573. 1693398. (Proceedings - IEEE International Symposium on Circuits and Systems).
Leon-Salas, Walter D. ; Balkir, Sina ; Sayood, Khalid ; Hoffman, Michael W. ; Schemm, Nathan. / A CMOS imager with focal plane compression. ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. pp. 3570-3573 (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{25bdc5535ff0494897961a787b3a91c1,
title = "A CMOS imager with focal plane compression",
abstract = "A focal plane video compression integrated circuit is presented. The design consists of a 128 × 128 pixel array and a bank of column-level processors. Each one of the column-level processors performs the tasks of image decorrelation, quantization, and entropy encoding. The chip provides at its output a compressed bit stream. The integration of the quantizer and the entropy encoder at the column level is possible by sharing circuitry between a single-slope analog-to-digital converter and a Golomb-Rice entropy encoder. In addition, the design includes a low-complexity algorithm for the adaptation of the Golomb-Rice coder to the statistics of the video signal. The design has been fully verified through simulations and has been implemented in a 0.35 μm CMOS technology. The chip layout occupies an area of 7 × 5 mm2.",
author = "Leon-Salas, {Walter D.} and Sina Balkir and Khalid Sayood and Hoffman, {Michael W.} and Nathan Schemm",
year = "2006",
month = "12",
day = "1",
language = "English (US)",
isbn = "0780393902",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
pages = "3570--3573",
booktitle = "ISCAS 2006",

}

TY - GEN

T1 - A CMOS imager with focal plane compression

AU - Leon-Salas, Walter D.

AU - Balkir, Sina

AU - Sayood, Khalid

AU - Hoffman, Michael W.

AU - Schemm, Nathan

PY - 2006/12/1

Y1 - 2006/12/1

N2 - A focal plane video compression integrated circuit is presented. The design consists of a 128 × 128 pixel array and a bank of column-level processors. Each one of the column-level processors performs the tasks of image decorrelation, quantization, and entropy encoding. The chip provides at its output a compressed bit stream. The integration of the quantizer and the entropy encoder at the column level is possible by sharing circuitry between a single-slope analog-to-digital converter and a Golomb-Rice entropy encoder. In addition, the design includes a low-complexity algorithm for the adaptation of the Golomb-Rice coder to the statistics of the video signal. The design has been fully verified through simulations and has been implemented in a 0.35 μm CMOS technology. The chip layout occupies an area of 7 × 5 mm2.

AB - A focal plane video compression integrated circuit is presented. The design consists of a 128 × 128 pixel array and a bank of column-level processors. Each one of the column-level processors performs the tasks of image decorrelation, quantization, and entropy encoding. The chip provides at its output a compressed bit stream. The integration of the quantizer and the entropy encoder at the column level is possible by sharing circuitry between a single-slope analog-to-digital converter and a Golomb-Rice entropy encoder. In addition, the design includes a low-complexity algorithm for the adaptation of the Golomb-Rice coder to the statistics of the video signal. The design has been fully verified through simulations and has been implemented in a 0.35 μm CMOS technology. The chip layout occupies an area of 7 × 5 mm2.

UR - http://www.scopus.com/inward/record.url?scp=34547249295&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547249295&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:34547249295

SN - 0780393902

SN - 9780780393905

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 3570

EP - 3573

BT - ISCAS 2006

ER -